

# *Mitigating Arc Flash Hazards: A Review of Effective Techniques*

Priya Sudhirkumar Viramgami

*Masters Of Engineering in Electrical Power Engineering, (Electrical Engineering Department)*

*Faculty of Technology and Engineering , The Maharaja Sayajirao University Of Baroda.*

*Vadodara , Gujarat , India.*

Mr. Hiren C. Rana

*Assistant Professor (Electrical Engineering Department)*

*Faculty of Technology and Engineering , The Maharaja Sayajirao University Of Baroda.*

*Vadodara , Gujarat , India.*

**Abstract**— Arc flash incidents pose one of the most critical safety risks in electrical power systems, resulting in severe injuries, equipment damage, and costly downtime. Recent developments in mitigation technologies focus on reducing incident energy by controlling arc duration, fault current magnitude, and system configuration. This paper presents a comprehensive review of arc flash mitigation strategies, including arc detection-based systems, current-limiting devices, mechanical high-speed switches, and system design improvements such as zone-selective interlocking (ZSI) and relay coordination. Furthermore, key parameters affecting incident energy—such as electrode configuration, working distance, system voltage, and enclosure size—are analyzed in context with IEEE 1584 and NFPA 70E standards. Comparative evaluation highlights advantages and constraints of each technique, while identifying research gaps for future studies in predictive arc modeling and adaptive mitigation systems.

**Keywords**—*Arc flash, incident energy, mitigation techniques, IEEE 1584, optical sensors, high-speed switching, current limiting, zone-selective interlocking.*

## I. INTRODUCTION

Arc flash events are among the most dangerous occurrences in electrical systems, capable of causing severe injuries, equipment damage, and costly downtime. As industries strive to enhance workplace safety and system reliability, mitigating the risks associated with arc flash has become a top priority. This review examines methods to reduce arc flash hazards, including engineering solutions, protective technologies, and operational practices. By analyzing the strengths and limitations of each approach, the article aims to provide a clear understanding of how organizations can effectively implement mitigation strategies to safeguard personnel and infrastructure.

## II. LITERATURE REVIEW

### A. Standards and Analytical Models

Arc flash hazard assessment relies on a structured framework of standards that bridge regulatory requirements, safe work practices, and analytical modelling. Each standard plays a

distinct role in ensuring hazards are quantified and mitigated effectively:

**OSHA (Occupational Safety and Health Administration):** Establishes the legal duty of employers to protect workers from electrical hazards. OSHA sets the foundation by requiring compliance with recognized safe practices, making hazard analysis a mandatory responsibility rather than an optional exercise [1].

**NFPA 70E (Standard for Electrical Safety in the Workplace):** Provides the practical procedures for implementing OSHA's requirements. It defines arc-flash boundaries, PPE categories, and safe work methods. NFPA 70E translates regulatory intent into actionable steps for workers and organizations [2].

**IEEE 1584-2018 (Guide for Performing Arc-Flash Hazard Calculations):** Supplies the mathematical models to calculate incident energy and arc-flash boundaries. By incorporating empirical test data and enclosure effects, IEEE 1584 enables engineers to quantify hazards with precision, ensuring PPE selection and labelling are based on defensible calculations.

Together, these standards form a complementary system: OSHA mandates protection, NFPA 70E operationalizes safe practices, and IEEE 1584 provides the analytical rigor to calculate exposure levels. Their combined significance lies in transforming arc flash from an unpredictable hazard into a quantifiable risk that can be systematically controlled [3].

### B. System Design based Arc flash Mitigation

System design-based arc flash mitigation techniques focus on engineering the electrical infrastructure to inherently reduce incident energy levels, rather than relying solely on PPE or procedural controls. A foundational strategy involves optimizing relay coordination to minimize fault-clearing time. By carefully selecting inverse time-current characteristics—such as IEC standard, very inverse, or extremely inverse curves—and adjusting pickup settings, designers can ensure that only the nearest protective device operates during a fault, thereby reducing arc duration and energy release [7].

Zone Selective Interlocking (ZSI) is another widely adopted design feature that enhances selectivity while accelerating fault isolation. ZSI allows downstream breakers to communicate with upstream devices, ensuring that only the breaker closest to the fault trips with minimal delay—often within 50 milliseconds. This technique is particularly effective in multi-bus systems and large industrial facilities, where improper coordination could otherwise lead to entire bus outages [8],[9]. Simulation studies have shown that ZSI implementation significantly reduces incident energy even in high-voltage systems, although PPE requirements may still remain at category 4 depending on system parameters [9].

High-resistance grounding and bus differential protection further contribute to arc flash mitigation by limiting fault current magnitude and enabling precise fault localization. These methods are especially useful in medium and high-voltage systems, where the energy potential is substantial. Doan's work demonstrates that integrating these features during the design phase can maintain incident energy below 20 cal/cm<sup>2</sup> across an entire facility, even with large transformers and high utility fault contributions [5]. Sensitivity analyses confirm that transformer sizing, fault current levels, and working distances are critical variables that must be optimized early in the design process.

Intelligent Electronic Devices (IEDs) equipped with dual sensing—optical and overcurrent—offer a modern enhancement to traditional protection schemes. In offshore and hazardous environments, where rapid fault detection is essential, IEDs can drastically reduce arcing time and improve system response. Their integration into the protection architecture ensures that arc faults are detected and cleared faster than conventional methods, thereby lowering incident energy and improving safety margins [6].

Another innovative approach involves the use of passive series filters to suppress harmonics that sustain arc faults. Khan and Bengiamin demonstrated that by targeting dominant odd harmonics and inter-harmonics, these filters can prevent arc re-ignition and reduce the likelihood of sustained flash events. Their method complements existing protection schemes and is validated through both simulation and high-voltage lab experiments [4]. The filters are particularly effective in systems where harmonic distortion is a known contributor to arc flash risk.

Accurate modelling and simulation tools such as ETAP and MATLAB/Simulink play a pivotal role in validating these design choices. They allow engineers to simulate fault scenarios, evaluate relay coordination, and calculate incident energy using standards like IEEE 1584 and the Lee Method. These tools also support iterative refinement of protection settings and system architecture, ensuring that mitigation strategies are both effective and compliant with safety regulations [7][10][11].

In summary, system design-based arc flash mitigation is a multi-faceted approach that integrates relay coordination, ZSI, high-resistance grounding, IEDs, harmonic filtering, and

simulation-driven optimization. Each technique has its ideal application context—ZSI for complex bus systems, IEDs for critical environments, and passive filters for harmonic-rich networks. When combined thoughtfully, these strategies can significantly reduce arc flash hazards and enhance the overall safety and reliability of electrical installations.

#### *C. Current Limiting Reactors for Arc flash Protection*

Current limiting reactors have emerged as a vital element in modern power systems, particularly for mitigating the hazards associated with arc flash events. These reactors, essentially inductive coils with high reactance, are strategically installed in feeders, generator leads, and bus sections to restrict the magnitude of short-circuit currents during fault conditions. By limiting fault current, they not only reduce mechanical stress and overheating of equipment but also minimize voltage disturbances across healthy sections of the system, thereby enhancing continuity of supply. In the context of arc flash protection, this reduction in fault current directly translates into lower incident energy levels, which is a critical factor in safeguarding personnel and equipment. While iron-core reactors can provide effective current limitation, their high cost and losses due to hysteresis and eddy currents make air-core designs more practical for arc flash mitigation. However, the integration of reactors introduces trade-offs, such as increased circuit reactance and reduced power factor, which must be carefully considered in system design. Overall, the literature underscores that current limiting reactors serve as a practical and reliable means of reducing arc flash risk by controlling fault energy, though their application requires balancing efficiency, cost, and system performance.

#### *D. Arc Detection-Based Mitigation*

##### *1) Mitigation through Relay and Circuit breaker*

Relay and circuit breaker-based mitigation techniques rely on rapid fault detection and interruption to reduce arc flash incident energy. Protective relaying is recognized as a critical element in system design, as it directly influences the effectiveness of arc flash hazard reduction. By detecting abnormal current or light signatures, relays can issue trip signals to breakers, thereby shortening clearing times and limiting energy release.[17]

However, challenges arise in low-voltage transformer secondaries where primary protection may not sense sufficient fault current. Catlett and Lang [18] note that conventional E-rated fuses can take over two seconds to clear, while upstream 51 relays introduce intentional delays before breaker tripping. This delay prolongs arc duration and increases incident energy. Relay-based schemes that combine current and light detection, or employ faster trip elements, are therefore emphasized to overcome these limitations.

Overall, the literature demonstrates that relay and breaker coordination remains a practical mitigation approach, but its effectiveness depends on careful tuning of trip settings to balance nuisance tripping against reliable arc detection.

##### *2) Mitigation through Arc Quenching Device*

Arc quenching devices represent a significant advancement in arc flash mitigation by reducing incident energy through rapid fault diversion. Burns et al. [16] explain that traditional breaker-based methods are limited by mechanical clearing times, often several cycles, whereas current limiting arc quenching systems can extinguish arcs in sub-cycle durations (3–4 ms). These devices operate by detecting arc characteristics such as current and light, then transferring the fault into a controlled containment vessel where it is safely dissipated. Unlike bolted fault systems, controlled arcing paths minimize stress on upstream equipment while maintaining effective energy reduction. The key learning is that arc quenching devices provide continuous protection, enhance personnel safety, and reduce equipment downtime, making them a practical solution beyond maintenance-only techniques.

### *3) Mitigation through High-Speed Switching*

High-speed switching (HSS) is a proactive method for arc flash protection in medium-voltage switchgear, offering faster response than traditional arc-resistant designs. Instead of relying on containment, HSS extinguishes arcs at inception by diverting fault current through a low-impedance path, collapsing arc voltage and preventing sustained arcing [14], [15].

#### **Operating**

HSS uses a fast mechanical or solid-state bypass switch (crowbar) that closes within 3–6 ms when both optical and current sensors detect an arc. This dual-signal logic minimizes false trips. Unlike conventional breakers that may take 50 ms or more, HSS achieves quenching in less than one-third of a cycle, drastically reducing incident energy (AFIE) [14].

#### **Effectiveness:**

Compared to zone-selective interlocking or bus differential schemes (50–80 ms clearing), HSS provides an order-of-magnitude faster response. In a 13.8-kV system with 50-kA fault current, AFIE can be reduced below 1.2 cal/cm<sup>2</sup>, eliminating the need for higher PPE categories. Case studies show equipment can often return to service the same day after an arc event [14].

#### **Design**

HSS intentionally creates a bolted fault, imposing peak current stresses similar to short circuits. Transformers and motors must be evaluated for withstand capability, though studies confirm forces remain within IEEE tolerances. Because detection relies on light and current rate-of-change, HSS is independent of relay coordination and remains effective even with low fault currents [14].

#### **Integration:**

Unlike arc-resistant switchgear, which only vents arc by-products, HSS actively extinguishes arcs, protecting both personnel and equipment. It can also be retrofitted into existing switchgear if compatible interrupters (e.g., vacuum) are used, making it a practical upgrade option [15].

#### **Reliability:**

Laboratory and field tests confirm HSS consistently closes within 3.5–4 ms, with no false operations reported over years of monitoring, validating its robustness [15].

### *E. Mechanical Device based Arc flash Mitigation*

System design-based arc flash mitigation strategies are essential for reducing incident energy and protecting personnel during energized work. Among mechanical device-based techniques, two stand out for their effectiveness and practicality: arc flash maintenance switches (AFMS) and analog trip systems. A third, increasingly adopted method—remote switching—adds a layer of operational safety by minimizing human exposure during fault-prone activities.

Arc flash maintenance switches are designed to temporarily override standard protection settings during maintenance, enabling instantaneous tripping and drastically reducing fault clearing time. This reduction directly lowers the incident energy released during an arc event. In a large-scale data-centre case study, AFMS deployment reduced incident energy from over 100 cal/cm<sup>2</sup> to approximately 2.7 cal/cm<sup>2</sup>, bringing it well below the corporate safety threshold of 12 cal/cm<sup>2</sup> and eliminating the need for bulky PPE [12]. These switches are manually activated and integrated into lockout/tagout procedures, making them ideal for facilities with scheduled live switching and high fault current exposure.

Analog arc flash reduction systems offer similar mitigation benefits, especially in retrofit scenarios. Eaton's Arc flash Reduction Maintenance System uses a dedicated analog trip circuit to bypass microprocessor delays, achieving fault clearing times up to 20 milliseconds faster than standard digital protection. This speed translates into dramatic reductions in incident energy—from 89 cal/cm<sup>2</sup> to as low as 1.8 cal/cm<sup>2</sup> under IEEE 1584 modelling [13]. The system's configurable pickup settings (2.5× to 10× rating plug) allow engineers to fine-tune response thresholds based on fault current levels and transient load behaviour. However, successful deployment requires careful coordination studies to avoid nuisance tripping during motor or transformer inrush events [13].

Remote switching systems, though not directly reducing incident energy, play a critical role in arc flash mitigation by increasing the operator's working distance from energized equipment. In the Saudi Aramco data centre, remote switching was implemented via an Electrical Power Management System (EPMS) with programmable logic control, allowing operators to perform switching from safe locations [12]. This approach aligns with NFPA 70E's emphasis on minimizing exposure and is especially valuable in substations and high-density electrical rooms where physical proximity to switchgear poses significant risk.

When comparing these techniques, AFMS provides the most direct energy reduction during maintenance and is best suited for environments with predictable switching schedules. Analog trip systems offer continuous protection and are ideal for legacy installations where digital upgrades are impractical. Remote switching enhances procedural safety and complements both AFMS and analog systems by reducing human exposure during fault-prone operations.

A layered mitigation strategy that combines AFMS for scheduled maintenance, analog trip systems for real-time fault interruption, and remote switching for operational safety yields the most comprehensive protection. This integrated approach reflects best practices in arc flash hazard management and aligns with IEEE 1584 and NFPA 70E recommendations [12], [13].

### III. COMPARATIVE DISCUSSION

Arc-flash mitigation technologies vary significantly in how they reduce incident energy, the speed at which they operate, and the environments for which they are best suited. A strategic comparison reveals that no single technique provides universal coverage; instead, each method delivers value under specific system conditions.

System-design-oriented solutions—such as relay coordination, zone-selective interlocking, high-resistance grounding, and passive harmonic filtering—form the backbone of long-term mitigation. These methods lower fault current or shorten clearing time through careful engineering of protection schemes. Their strength lies in their permanence: once installed and properly coordinated, they provide continuous protection without operational intervention. However, their performance is directly tied to accurate modelling and consistent maintenance. In facilities with aging infrastructure or fluctuating loads, these strategies may still leave residual incident-energy levels that require high-category PPE.

Detection-based approaches, including optical-current relays, intelligent electronic devices (IEDs), and arc-quenching systems, offer far faster response than conventional overcurrent protection. By sensing the characteristic signatures of an arc, they initiate breaker trips or fault-diversion paths in milliseconds. These technologies are highly effective in environments where rapid detection can make the difference between a contained event and catastrophic equipment damage. Their limitations surface primarily in low-voltage systems where fault signatures may be less pronounced, or in installations where calibration and sensor placement are challenging.

High-speed switching (HSS) represents the most aggressive technique in terms of response time. By intentionally creating a temporary bolted fault to collapse the arc, HSS can reduce

incident energy to levels low enough that only minimal PPE is needed. Its advantage is clear performance superiority, but the trade-offs involve added mechanical stress on conductors and transformers, as well as higher cost and complexity. HSS is best suited to medium-voltage equipment in mission-critical facilities where rapid recovery and equipment protection are paramount.

Mechanical and operational mitigation tools—such as arc-flash maintenance switches, analog trip systems, and remote switching—fill a different niche. They are especially useful during energized maintenance or switching operations where personnel are physically close to high-energy equipment. These solutions do not always provide continuous protection, but they offer substantial risk reduction when applied during specific tasks. Their effectiveness, however, relies on human activation and procedural compliance.

Taken together, the comparative landscape shows that arc-flash mitigation is not a single-technology problem. The strongest protection strategy blends system-level design, fast detection, and procedural controls to deliver a layered and resilient safety architecture. Each method occupies a distinct operational role, and their combined application provides the most reliable reduction of hazard exposure.

### IV. RESEARCH GAP AND FUTURE DIRECTIONS

Despite progress in arc-flash mitigation, several gaps remain. Current modelling tools, including IEEE 1584, still face limitations when applied to non-standard equipment, inverter-based resources, and systems with complex geometries. More advanced, physics-based modelling could improve prediction accuracy.

Most protection schemes rely on fixed settings. With growing use of distributed generation and variable loads, there is a need for adaptive protection that adjusts dynamically to system conditions.

The influence of harmonic distortion on arc creation and sustainability is another area with limited research. Deeper understanding could lead to better filtering strategies or new mitigation designs.

Retrofitting older switchgear remains challenging due to cost, space, and compatibility constraints. Compact or modular retrofit-oriented technologies could expand the adoption of advanced mitigation solutions.

Finally, human-factor considerations—training, remote operation habits, and procedural discipline—are under-studied but play a major role in reducing arc-flash risk.



V. REFERENCES

- [1] Occupational Safety and Health Administration (OSHA), *Electric-Arc Flash Hazards*. U.S. Department of Labor, Occupational Safety and Health Administration. Available: <https://www.osha.gov/electrical/flash-hazards>
- [2] National Fire Protection Association (NFPA), *NFPA 70E: Standard for Electrical Safety in the Workplace*. Quincy, MA: NFPA, 2021.
- [3] Institute of Electrical and Electronics Engineers (IEEE), *IEEE Std 1584™-2018: IEEE Guide for Performing Arc-Flash Hazard Calculations*. New York, NY: IEEE, 2018
- [4] A. Khan and N. Bengiamin, "Arc Flash Mitigation Using Passive Series Filters," *Proc. ISCEE*, 2016.
- [5] D. R. Doan, "Designing a Site Electrical System With Arc Flash Energy Under 20 cal/cm<sup>2</sup>," *IEEE Trans. Ind. Appl.*, vol. 45, no. 3, pp. 1180–1182, May/Jun. 2009.
- [6] A. R. S. Queiroz et al., "Reducing Arc Flash Incident Energy Level in an Offshore Gas Production Unit Using Intelligent Electronic Devices—A Case Study," *IEEE Trans. Ind. Appl.*, vol. 51, no. 1, pp. 129–130, Jan./Feb. 2015.
- [7] A. Udhayakumar et al., "Relay Coordination and Arc Flash Analysis Using ETAP," *Indian J. Appl. Res.*, vol. 9, no. 4, Apr. 2019.
- [8] Siemens, "Zone Selective Interlocking (ZSI) Application and Testing Guide," Siemens Technical Manual, 2020.
- [9] F. Filiana, M. N. Farid, and M. Abdillah, "ZSI Application for Reducing the Energy Incident of Arc Flash in a Distribution System," *Institut Teknologi Kalimantan*, 2019.
- [10] F. Filiana et al., "Arc Flash Hazard Analysis Using IEEE Std 1584 and Lee Method," *Institut Teknologi Kalimantan*, 2019.
- [11] F. Filiana et al., "Designing a Site Electrical System With 20 kV Distribution and ZSI Coordination," *Institut Teknologi Kalimantan*, 2019.
- [12] A. Al-Harbi and A. Al-Mutairi, "Arc Flash Mitigation Initiatives in Data Centers," Saudi Aramco, IEEE PCIC Europe.
- [13] Eaton Corp., "Arcflash Reduction Maintenance System Upgrade Solution," Publication No. SA00804001E, Mar. 2013.
- [14] M. D. Divinnie, J. K. Stacy, and A. C. Parsons, "Arc Flash Mitigation Using Active High-Speed Switching," *IEEE Trans. Ind. Appl.*, vol. 51, no. 1, pp. 28–35, Jan./Feb. 2015.
- [15] R. Garzon, "The Arc Terminator: An Alternative to Arc Proofing," *IEEE Ind. Appl. Mag.*, vol. 9, no. 3, pp. 20–29, May/Jun. 2003.
- [16] R. J. Burns, A. D. Baker, and D. E. Hrnair, "Mitigating Arc Flash Hazards: A Review of Effective Techniques," *IEEE IAS Electrical Safety Workshop*, Paper No. ESW2018-07, 2018.
- [17] "Protective Relaying," *Arc Flash Hazard Analysis and Mitigation*, IEEE, 2020. Available: <https://ieeexplore.ieee.org/document/9296498>
- [18] R. Catlett and M. Lang, "Novel Approach to Arc Flash Mitigation for Low Voltage Equipment," *IEEE IAS Electrical Safety Workshop*, Paper No. ESW2016-07, 2016