Low Complexity Error Detection in Systolic Array Architecture for Matrix Multiplication | IJEEE Volume 8 -Issue 6 | IJEEE-V8I6P6
International Journal of Electrical Engineering and Ethics
ISSN: 2456-9771 | Peer‑Reviewed Open Access Journal
Volume 8, Issue 6
|
Published:
Author
Jayabharathi
Abstract
The various engineering applications demanding fault tolerance and the high performance which is given by the matrix multiplication MxM. There will be a significant overhead in conventional method foe a reliable MxM. Especially in FPGAs the improvements are made in the conventional algorithm in hardening solutions but there may be an optimal persistent fault.
The proposed work discusses error detection technique of MxM. Compared to prior algorithm-based technique the proposed system leverages the fault model analysis which reduces both algorithmic and architectural costs. Furthermore, at application levels the proposed technique gives the minimal arithmetic overhead and improved efficiency and the error correction is high .
Keywords
MxM, efficiency, FPGA, Convolutional Neural Networks, error correction, algorithm, fault model, high performance, fault tolerance.Conclusion
The high performance and the reliable matrix multiplication is achieved through light ABFT by the implementation of cost-effective error detection technique at various levels by selecting parallel processing architecture. The systolic array implementation of FPGAs is done with the light ABFT which increases the solution for error detection . Comparing to conventional methods the proposed matrix code offers an enhanced efficiency and increased performance. The speed and reliability of matrix multiplication is enhanced using combined strategy.
References
[1]J. J. Zhang, T. Gu, K. Basu, and S. Garg, “Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator,” in Proc. IEEE 36th VLSI Test Symp., 2018, pp. 1–6.
[2] A. Ruospo, A. Bosio, A. Ianne, and E. Sanchez, “Evaluating convolutional neural networks reliability depending on their data representation,” in Proc. 23rd Euromicro Conf. Digit. Syst. Des., 2020, pp. 672–679.
[3]Xilinx, “UltraScale architecture DSP slice user guide. xilinx,” 2019. [Online]. Available: https://www.xilinx.com/support/documentation/user_ guides/ug579-ultrascale-dsp.pdf
[4]E. Keren, S. Greenberg, N. M. Yitzhak, D. David, N. Refaeli, and A. Haran, “Characterization and mitigation of single-event transients in xilinx 45-nm SRAM-Based FPGA,” IEEE Trans. Nucl. Sci., vol. 66, no. 6, pp. 946–954, Jun. 2019.
[5]Xilinx. DPU. Zynq Xilinx. 2019. [Online]. Available: https://www. xilinx.com/support/documentation/ip_documentation/dpu/v3_1/pg338- dpu.pdf
[6]S. K. S. Hari, M. Sullivan, T. Tsai, and S. W. Keckler, “Making convolutions resilient via algorithm-based error detection techniques,” IEEE Trans. Dependable Secure Comput., vol. 19, no. 4, pp. 2546–2558, Jul./Aug. 2022.
[7] T. Marty, T. Yuki, and S. Derrien, “Enabling overclocking through algorithm-level error detection,” in Proc. Int. Conf. Field-Programmable Technol., 2018, pp. 174–181.
[8] F. F. d. Santos et al., “Analyzing and increasing the reliability of convolutional neural networks on GPUs,” IEEE Trans. Rel., vol. 68, no. 2, pp. 663–677, Jun. 2019.
[9] L. K. Draghetti, F. F. d. Santos, L. Carro, and P. Rech, “Detecting errors in convolutional neural networks using inter frame spatio-temporal correlation,” in Proc. IEEE 25th Int. Symp. On-Line Testing Robust Syst. Des., 2019, pp. 310–315.
[10]L. A. Aranda, P. Reviriego, and J. A. Maestro, “A comparison of dual modular redundancy and concurrent error detection in finite impulse response filters implemented in SRAM-Based FPGAs through fault injection,” IEEE Trans. Circuits Syst. II: Exp. Briefs, vol. 65, no. 3, pp. 376–380, Mar. 2018.
[11] R. González-Toral, P. Reviriego, J. A. Maestro, and Z. Gao, “A scheme to design concurrent error detection techniques for the fast fourier transform implemented in SRAM-Based FPGAs,” IEEE Trans. Comput., vol. 67, no. 7, pp. 1039–1045, Jul. 2018.
[12]M. Qasaimeh, J. Zambreno, P. H. Jones, K. Denolf, J. Lo, and K. Vissers, “Analyzing the energy-efficiency of vision kernels on embedded CPU, GPU and FPGA platforms,” in Proc. IEEE 27th Annu. Int. Symp. Field-Programmable Custom Comput. Mach., 2019, pp. 336–336.
[13]Top500.org, “The linpack benchmark,” 2020. [Online]. Available: https: //www.top500.org/project/linpack/
[14]Tesla. Autopilot. Accessed: Feb. 25, 2023. [Online]. Available: https:// www.tesla.com/autopilot
H. R. Kerner, K. L. Wagstaff, B. D. Bue, P. C. Gray, J. F. Bell, and H. Ben Amor, “Toward generalized change detection on planetary surfaces with convolutional autoencoders and transfer learning,” IEEE J. Sel. Topics Appl. Earth Observ. Remote Sens., vol. 12, no. 10, pp. 3900–3918, Oct. 2019.